S/N 09/945512

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

blicant:

Leonard Forbes

Examiner:

Richard Booth

rial No.:

09/945512

Group Art Unit:

2812

Filed:

August 30, 2001

Docket:

1303.027US1

Title:

IN SERVICE PROGRAMMABLE LOGIC ARRAYS WITH LOW TUNNEL

BARRIER INTERPOLY INSULATORS

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

In compliance with the duty imposed by 37 C.F.R. § 1.56, and in accordance with 37 C.F.R. §§ 1.97 et. seq., the enclosed materials are brought to the attention of the Examiner for consideration in connection with the above-identified patent application. Applicant respectfully requests that this Information Disclosure Statement be entered and the documents listed on the attached Form 1449 be considered by the Examiner and made of record. Pursuant to the provisions of MPEP 609, Applicant requests that a copy of the 1449 form, initialed as being considered by the Examiner, be returned to the Applicant with the next official communication.

Pursuant to 37 C.F.R. §1.97(b), it is believed that no fee or statement is required with the Information Disclosure Statement. However, if an Office Action on the merits has been mailed, the Commissioner is hereby authorized to charge the required fees to Deposit Account No. 19-0743 in order to have this Information Disclosure Statement considered.

Serial No :09/945512

Filing Date: August 30, 2001

Title: IN SERVICE PROGRAMMABLE LOGIC ARRAYS WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS

The Examiner is invited to contact the Applicant's Representative at the below-listed telephone number if there are any questions regarding this communication.

Respectfully submitted,

LEONARD FORBES

By his Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

P.O. Box 2938

Minneapolis, MN 55402

(612) 349-9587

Timothy B Clis

Reg. No. 40

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Mail Stop RCE, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 17th day of September, 2003.

Hmy moriar

PTO/SB/08A(10-01)
Approved for use through 10/31/2002, 0MB 651-0031
US Palent & Trademark Office: U.S. DEPARTMENT OF COMMERCE
tion of Information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO Complete if Known INFORMATION DISCLOSURE 09/945512 **Application Number** STATEMENT BY APPLICANT August 30, 2001 (Use as many sheets as necessary) **Filing Date** Forbes, Leonard **First Named Inventor** 2812 **Group Art Unit** Booth, Richard **Examiner Name** Attorney Docket No: 1303.027US1 Sheet 1 of 1

	US PATENT DOCUMENTS								
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate			
	US-5,952,692	09/14/1999	Nakazato, K., et al.	257	321	10/28/1997			
	US-6,210,999	04/03/2001	Gardner, , et al.	438	183	12/04/1998			
	US-6,475,857	11/05/2002	Kim, W., et al.	438	240	06/21/2001			
	US-6,541,280	04/01/2003	Kaushik, , et al.	-		03/20/2001			

FOREIGN PATENT DOCUMENTS								
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T ²		

	OTHER	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²
		SHI, Y., "Tunneling Leakage Current in Ultrathin (<4 nm) Nitride/Oxide Stack	
		Dielectrics", IEEE Electron Device Letters, 19(10), (1998),pp. 388-390	
		ZHANG, "Atomic Layer Deposition of High Dielectric Constant Nanolaminates",	
		Journal of The Electrochemical Society, 148(4),(2001),F63-F66	